国产精品久久久久久久娇妻,久久九九国产视频,99国产99,91久久精品国产,美女久久网站,亚洲美女久久久久,久久是精品

CN
  • 24-hour global service hotline+86-0592-5616400 13906049004

HJX-ADRV9009-X2

HJX-ADRV9009-X2

     ADRV9009 is a highly integrated radio frequency (RF) agile transceiver. It is also the industry's first RF transceiver to support all existing cellular standards. It provides dual-channel transmitters and receivers, integrated frequency synthesizers, and digital signal processing functions. .


     This transceiver provides twice the bandwidth (200 MHz) of previous generation devices, replacing up to 20 devices, reducing power consumption by half and reducing package size by 60%. With industry-leading performance and smaller size, weight, and power consumption, the ADRV9009 transceiver can meet the stringent antenna density and extended network capacity requirements of emerging 5G wireless infrastructure equipment and aerospace systems.


     Xiamen Hejiaxing (HJX), as a partner of ADI, launched HJX-ADRV9009-X2 in combination with RadioVerseTM technology, which will assist customers to develop systems with features and functions faster and easier than before.


Product Details

1. HJX-ADRV9009-X2 system block diagram description

1575601249863761.jpg

     HJX-ADRV9009-X2 is highly customizable, providing wide bandwidth and tuning range for a variety of applications. It contains two broadband ADRV9009 dual transceivers, and a Xilinx Zynq7000 programmable SOC XC7Z100FFG900, which makes the entire platform have powerful data processing capabilities. At the same time, it is equipped with 1GB DDR3 dedicated to the SOC programming system part and 1GB DDR3 dedicated to the SOC programmable logic part, which provides great flexibility for developing custom applications. In addition, 256Mb flash memory is provided for data storage, and additional options are reserved for starting the system through an SD card.


     HJX-ADRV9009-X2 supports board-level and inter-board phase synchronization function. High-speed data is transmitted through 40G QSFP or 10G SFP. Multiple boards can quickly build a 5G massive MIMO or phased array system, which greatly facilitates customer evaluation. The ADRV9009 transceiver includes integrated LO and phase synchronization. Using the ADI high-performance low-jitter AD9528 device, the overall system frequency and phase synchronization is maintained through a clock tree structure, making it ideal for applications that require RF phase alignment with a large number of channels.


     HJX-ADRV9009-X2's RF front-end part provides hardware support for ADRV9009 RX QEC, TX QEC and LO Leakage calibration. At the same time, the RF path of the board is connected to the MM8430-2610 RF connector in series, and the input and output RF performance of the ADRV9009 chip can be directly evaluated without changing the circuit structure.


     HJX-ADRV9009-X2 has a wide range of I / O functions and can use a variety of high-speed I / O, including 40G QSFP +, 10G SFP +, and Gigabit Ethernet functions. In addition, 80 pin GPIO pins are derived from different BANKs of the FPGA for communication with external modules.


     HJX-ADRV9009-X2 quasi-productive circuit design ideas and programming logic allow customers to easily evaluate the design and then seamlessly integrate it into a custom carrier for further prototyping and shorten the time to market for the final product.


2. HJX-ADRV9009-X2 system technical specifications


  Technical specifications  Typical value

 Frequency tuning range

75MHz-6000MHz
  Maximum RX bandwidth200MHz
  TX bandwidth

450MHz

  Maximum ORX bandwidth450MHz
  ADC / DAC accuracy16bit/14bit
  size150mm*190mm
  Operating Voltage12V
  RF interface type(MCX)4xTX ports

4xRX ports

4xORX ports

External LO input

External REF clock input

SYSREF input



3. HJX-ADRV9009-X2 interface specifications


1. Input (receive): MCX-KE (4pcs);

2. Output (transmit): MCX-KE (4pcs);

3. Feedback channel (receive): MCX-KE (4pcs);

4. External clock input interface: MCX (1pcs);

5. External local oscillator input interface: MCX (1pcs);

6. Clock chip output interface: MMCX-KE (1pcs);

7. Gigabit Ethernet port: RJ45 (1pcs);

8. SD card holder: Micro SD (1pcs);

9. 10G optical module interface: SFP (2pcs);

10. 40G optical module interface: QSFP (1pcs);

11. JTAG interface: 2X7_2.00mm (1pcs);

12. USB-UART interface: Mini-USB (1pcs);

13. Power interface: VH3.96mm 2pin (1pcs), DC-005 (1pcs);

14. Matrix connector 40Pin: 61082-04 (2pcs)


4. RF performance of RF-TX link


1. LO and image suppression indicators

     Test conditions: single-tone signal mode, input frequency is set to 2080MHZ, the input power of the signal source is -12dBm, and the power output to the spectrum analyzer after the HJX-ADRV9009-X2 development board is -4.13dBm.

1.jpg

2.EVM

     Test conditions: FDD-LTE signal mode, 20MHZ bandwidth, signal source input power is -19dBm, after the HJX-ADRV9009-X2 development board, the power output to the spectrum analyzer is -10.3dBm, and the EVM index is basically unchanged.

2.jpg


5.Application scenarios of HJX-ADRV9009-X2


? 3G / 4G / 5G TDD macro cell base stations

? TDD active antenna systems

? Massive MIMO

? Phased Array Radar

? Electronic Warfare

? Military Communications

? Portable test equipment


6、Evaluation Boards


Pricing displayed is based on 1-piece

ModelDescriptionPriceRoHS
HJX-ADRV9009-X2ADRV9009 4T4R Evaluation Board$10000.00Yes


7.Contact Information


For more information or to order products, please contact Xiamen Hejiaxing Sales Office.

Mobile: +86-13600975566

WeChat:13600975566

QQ: 2355620732

Mail:zf@hjx.cn


长葛市| 新疆| 秦皇岛市| 井研县| 揭阳市| 罗城| 黄山市| 化州市| 和林格尔县| 略阳县| 威宁| 株洲市| 皋兰县| 根河市| 县级市| 富阳市| 云南省| 安康市| 棋牌| 溆浦县| 新沂市| 任丘市| 静宁县| 淮安市| 亚东县| 贵德县| 龙井市| 安宁市| 东乡| 扎鲁特旗| 彝良县| 盐源县| 揭东县| 沽源县| 泾源县| 忻州市| 象山县| 于田县| 汉阴县| 绍兴县| 云和县|